

Application No.: 09/751,623  
Amendment Date: September 16, 2005  
Reply to Office Action dated: May 18, 2005

### REMARKS/ARGUMENTS

Claims 1-24 are pending in the present application. Claims 1-24 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Morrison et al. (Pub. No.: US 2002/0038398) in view of Sarangdhar (US Patent RE 38,388). Claims 5 and 14 are hereby cancelled without prejudice or disclaimer.

Applicants respectfully submit the cited references do not teach suggest or disclose "[a] method for executing a locked bus transaction in a multi-node system, comprising: ...asserting a signal to said bus agent by said first node controller to prevent said bus agent from initiating a bus transaction." (e.g., as described in the embodiment of claim 1).

The Office Action states Morrison discloses the method further comprising asserting a signal to said bus agent by said first node controller to prevent said bus agent from initiating a bus transaction in paragraph [0028], wherein pending locked transaction means preventing. Applicants respectfully disagree. Paragraph [0028] states:

After controller 106 obtains semaphore 129, it receives from memory 117 de-assertion of a bus priority agent (BPRI) signal 216, which is used by memory controller 117 as an arbitration signal indicating that memory 126 may receive the locked transaction. *In particular, memory 117 asserts BPRI signal 216 when it forwards data from one side of bus 115 to the other (see FIG. 1), and it de-asserts BPRI signal 216 when forwarding queues 104 and 105 are empty, indicating that system 100 is quiesced.* The term quiesced means that the locked transaction may issue on an associated bus required or used for the transaction, and in this example it means bus 115 is clear of pending transactions from other processors and memory 117 may receive the locked transaction.

The only signal disclosed in the Morrison reference is the BPRI signal. The BPRI signal is asserted by the memory 117 when it forwards data from one side of bus 115 to the other, and the memory de-asserts the signal 216 when the forwarding queues are emptied. However, the Morrison reference does not disclose asserting a signal to prevent

Application No.: 09/751,623  
Amendment Date: September 16, 2005  
Reply to Office Action dated: May 18, 2005

*a bus agent from a bus agent from initiating a bus transaction* as described in the embodiment of claim 1.

Sarangdhar fails to make up for the deficiencies of Morrison. Although Sarangdhar is directed toward performing bus transactions, it does not disclose asserting a signal *to prevent a bus agent from a bus agent from initiating a bus transaction* either.

In order to be a proper 103 (a) rejections, each and every limitation of an claim must be found in the cited references. Since neither Morrison nor Sarangdhar disclose all of the limitations of independent claim 1, the 103(a) rejection is improper and should be withdrawn. Claims 10, 19 and 21 contain similar allowable limitations. Claims 2-4, 6-9, 11-13, 15-18, 20 and 22-24 are allowable for depending from allowable base claims.

For at least the above reasons, Applicants respectfully submit that the present case is in condition for allowance and respectfully requests that the Examiner issue a notice of allowance.

Application No.: 09/751,623  
Amendment Date: September 16, 2005  
Reply to Office Action dated: May 18, 2005

The Office is hereby authorized to charge any fees determined to be necessary under 37 C.F.R. § 1.16 or § 1.17 or credit any overpayment to Kenyon & Kenyon

**Deposit Account No. 11-0600.**


The Examiner is invited to contact the undersigned at (408) 975-7500 to discuss any matter concerning this application.

Respectfully submitted,

KENYON & KENYON

Dated: September 16, 2005

KENYON & KENYON  
333 W. San Carlos Street  
Suite 600  
San Jose, CA 95110  
Tel: (408) 975-7500  
Fax: (408) 975-7501

  
Sumit Bhattacharya  
(Reg. No. 51,469)  
Attorneys for Intel Corporation